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A I 
A INTRODUCTION A 
Q l 
AlllillliiiAliiillAlillllAlliliilll 
A digital Voltmeter reads an unknown voltage 
directly as a number in a digital readout system. 
The advantage of a digital readout over anolog 
readout are accurate measurement in numerical form, 
with raster speed and simplicity. Guesswork in 
measurement is eliminated and the instrument can be 
used by unskilled personnel. Present day digital 
voltmeters provide accuracy to three or more 
significant figures with range selection and automatic 
polarity indication of measurand voltage. Highly 
accurate measurements without practically any chance 
or error are possible with digital voltmeters. 
The progress in development and increasing 
usage of digital voltmeters in recent years has mainly 
been possible due to transistors and integrated 
circuits. A present da~ digital voltmeter may use 
some 60 transistors. It vaeum tubes were u1ed the 
power requirements, cooling problems, greater weight 
And larger size, and bigber coats would make the 
unit prohibitive. 
A.o.otber reason tor tbe tnoreaaing demand ror 
41g1tal read out systems is the inherent advantages 
in using digital data in Engineering systems. Some 
ot these are listed below:-
1. Digital information can easil¥ be sto~ed 1n, 
and extracted tram memory units or a computer 
as and when required. 
a. Digital ltlfor.rnation can be processed 1n a 
di&ital computer and the resultG used to control 
the process or eq~ipment being monitored. 
3. Information 111 dig! tal torm is not easily 
decra&e4 by noise or distortion in the media, 
uaed tor telemeter1ng the information from one 
place to another. 
4~ D1&1tal transmission baa low loas. 
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Digital voltmeters tind\qide applications where 
there is a need tor making rapid and accurate d-e 
voltace aeaaur•aenta. fbis has made Digital voltmeter 
almost 1ndospensable tor many indastr1al and 
m111tary uses. Obvious areas where ~digital 
voltmeter are useful are on production lines in 
~aa11ty control, in research and developments, 
calibration, automatic missile checkouts, aircraft 
electrical system testing and,1ndustr1al process 
mo.o.1 tor i.ng. 
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Some digital voltmetets features digital 
rea4ou.t in b1narr coded dee1mal rorm of the voltage 
being measured. :I:bo digital voltmeter thUs behaves 
as an analog-to.dig1tal voltmeter converting an 
analog quant1t1 (Voltage) to a 41g1tal signal. This 
makes it useful in the area of digital computers, 
and digital telemetering systems, since the data 
obtatn•d is in the digital torm oan be given to 
the automatic recorders and transmission systems. 
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An outline ot the matter presented in the 
following chapters 1s given here. 
In chapter III a general review or the 
ditferent t1pea or digital voltmeters, which are 
1n present day use 1s given. working principles 
ot important types are explained with block 
schematic d1acrams. 
lburth chapter deals with the 1beory and 
dee1cn of tho digital voltmeter preseuted in the 
present theais. 1he proposed c1rca1t consists ot a 
controlled frequency tree running malt!vibrator as 
the ba.ic analoa.to-d1c1tal conversion device, having 
a linear relationship between generated trequency 
and input voltage. A monoatable maltivt)rator 1s 
used to generate a gating pulse of fixed time 
duration. the gating pulse and the tree-running 
multiv1brator output are ted to a logic AND gate. 
Tbe number or pulses transmitted bf the AND gate 
tor the duration or gating pulse, are counted by 
a Binary coded sealer. 
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theory or operation and design ot tbe different 
circuits used is discussed in the tourth chapter. 
All circuits are designed &Pound 1nd1gineousl¥ 
and easily available transisters and semiconductor 
diodes, 
~ experimental results are presented in the 
titth chapter. 
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In the tollowing pages a review of methods 
used ror analog-to-digital conversions and different 
methods so tar used 1n designing a practical DVM•s 
are discussed. 
A digital voltmeter consists of mainly three 
parts, name17 ... 
(l) Analog-~o-d1g1tal conversion device 
(2} Logical Gates, and 
(3) Scalar with proper readout system. 
It 11 mainly the analog.to-41g1tal conversion 
~echn1que which varies trom one t1pe ot digital 
Yoltmeter to another. In the past few real's many 
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methods have been devised for converting tbe voltage 
obtained trom the variation of the physical constants 
(say due to change in pressure, volume, strain 
temperature or flow etc.) in the digital form. Some 
ot these methods are ~ent1~ned below: 
1. 
3. 
7. 
e. 
Analog-to-digital conversion with 
Super oonductors1 
'I'wulel diode& a 
f1me coding dev1ce3 
4 
.By current switch comparator 
W1 th improved linear sweep genera tors 6 
6 Cllindieal coding tube tor a digits 
Voltage to ttme eonverter7 
Voltage to frequency eonvertor8 
Usina transtlnx•rs9 
Bea1dea these a number of other methods are 
also availaoll?• 11' 12 
However, commonly tour types or diaital volt-
••ter•• have been availaole t181ng 
(a) Step switches and precision resistors 
(b) Voltage • to - time converter. 
(c) Curr.nt - switch comparator. 
(d) Lineal' sweep generator. 
Last one is used wid•l¥ 1n the oommerci&llf 
available digital voltaetel'a. 
X 
+ 
• )( 
LVVIOI.ClfUI) 
A brief account of each of these types is 
given belowa 
8 
3-2 DIGiTAL !QLfoM§T~B n§ENQ srmP ~~ATCHEC A~Q pR§CISIQN 
B~ IS ,TO!Y!: 13 
Most units or this type use a multi step 
voltage 41v1der operating from a stable standard fixed 
voltage and contl.'olled cy some tonn ot stepping 
switches. Althuugb, tbe stepping tea~11que 1s good 
tor accuracies bettor than 0.01 •• the stepping 
switches precision ~esisters and precise voltage 
a form the maJor portion or the cost of tbe unit and 
also oanee the instrument to be bulky and we1gbtJ, 
whereas tbe present day needs require 1nstrumenta vh1cb 
ahould be efficient as well as compact and light so 
that they oan bo placed 1n a satal1tes or a digital 
computer. 
The basic working principle or this type or 
41&1tal voltmeter, 1s that of a simple potentiometer. 
Consider, fo~ exampl• the circuit shown in 11g. 1 (a}. 
An unknown voltaee can be determined bf .simply 
adJusting the voltage divider unt1ll the galvanometer 
indicate zero current. tna voltmeter then indicates 
the voltage at balance. 
\ 
_r- T 
,__ / ----- I 
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In order to produce a digital voltmeter 
wniob is oap3Qle of. indicating voltage& at a millivolt 
or submilliYolt level some means of ampl1f1cat1on 
must be used. A conventional practice is to sample 
the unknown voltage with an electro-meoban1cal chopper• 
so as to produce an a~ a. signal vbich may be readily 
ampl1t1ed. Sucb a circuit is shown in Fig. 1 {b). 
An elementary digital voltmeter is shovn 1n 
fig. q 2. l.h0 rererenee ·Yoltage (Standard voltage 
source) is applied to a voltage divider which has 
been assembled a~oand a 10 position rotatory switch 
wtth a divider arm so that b7 its rotation contacts 
wtth different po1ots ot the stepping switch may be 
made. 'lhis divider arm is again ganged with another 
arm ao l;hat t.bey can lie 41'1ven bf the same mechanism. 
this second arm has its own set or eontaots whioh are 
used to select and illuminatG ti~ correct readout 
numerale. Each nameral Q through 9 corresponds to the 
voltage present at the switch arm of the voltage • 
d.1v14er. 
1b observe the operation ot tho elementary 
d1gi tal vol taeter shown 1n Fig. 2 assume that any 
voltage in one volt steps trom 0 to 9 volts 1s applied 
as the input. Also assume that one volt or more is 
sutticient to drive the amplitier, which 1n turn, 
4rivee the stepping switch. When these conditions 
occur, the following facts become evident. 
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1. With any inp~t rrom o to 9 volt$, only one particular 
position on the reference voltage divider will 
match the input voltage. 
~ All other positions will produce a voltage output 
ot one volt or more at tne chopper &l'm. 1fb.1a is 
autt1c1ent to drive the amplifier and stepping 
switch. 
3. Tbe stepping switch will receive one pulse tor each 
full swing or the chopper ar.m as long as a ditterence 
exists between the unknown input voltage and 
reference volt~ge. 
4. When the reference voltage divider output equals 
the unknown input Voltage, no oatput is developed 
at tho choppa~ arm and the amplifier ceases to 
oparate the stepping switch. 
s. 1be second section or the stepping switch connects 
t~ a specific rGadout lamp when balance 1s reached. 
An appropriate nume~al 1s illuminated which 
corresponds to reference voltage divider tap and 
theref'ore corresponds to the amount ot unknown 
voltage applied. 
Jig. 2 showed the manually operated DVM bat it 
can be automatic by the addition or few circuits. 
For example a stepping switch drive cir,uitt etc, 
11 
1. It cannot measure an 1Dp~t voltage ot reverse 
polarit~ unless the rorerenoa voltage is also 
re•ened. 
It requires a range multiplier to extend its 
useful range. 
3. Chopper must "be p.to'tected against tne inadvertent 
application of excess voltages. 
4. Cost ot apparatus increases because ot high 
precision step switches and Kelv1nvarley 
reference precision voltage divider {tor reference 
voltage source). 
5. Stable voltage sonrce tor reference purposes 
if the instrument is to be cons1stantly accurate 
over long periods or time. 
3-3 .DVM USIN~ YOLI!\Gfi::EQ- ~!All£{. ~(J~ViRl'gn QJ:i,l;~l14 
In this typ• ot digital voltmeter, both input 
voltage positive or nega~1ve polarity cause a voltage-
to-time converter to deliver out put pulSes whose 
width is proportional to tba input voltage amplitude. 
~·• out p~t pulses are ted to a &ate oirou1t where 
they permit cbock pulses to pass into a d1s1tal 
conDt.r. 
INPUT 
)f. 
VOLTAGE 
' 
Aut-o 
POIGfity 
Ci..fcu•t 
~ <6 
50 KC 
X'tal 0::.< 
Ftg 3 
111-l OR 
IOIXI TOL I AGE IC READ Neon/ Reset 
liM!; CONVERTOR T~Wier 
\~e,.\'\o\. or . J 
E-><.~Y\'\01. Ret 
-h OptleJ -
1 Vor\Qb\e wid\\-1 E.><teY\'\a\ Rese Gate Pulses Read Put<;~ 
I Reod ou\-GATE (C.OUNTER) 
--
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It the input voltage has high ampl1 tude the 
output or a converter device would be a pulse with 
larger width as compared to an input voltage of small 
voltage amplitude tor which output pulse ot the converter 
would be relatively narrower. Hence the gate time 
is proportional to the input voltage amplitude and so 
tbe number or clock pulses passed are pooportional to 
the input voltage. 
With proper calibration, the number or clock 
pulses counted gives an input voltage reading correct 
to three digits. 
A block diagram or the acbame u.sed is given 1Jl 
Fig. 3. 
lS,l6 
7be basic c1rca1t, the switched analog integrator 
is shown in Fig. 4. 
!be one-shot maltiqtbrator is triggered by 
an external pulae or by a neon lamp ~laxation 
oscillator. At the start of the operating cycle the 
rise or the triggering voltage Vt triggers the 
monostable multi ao that ita output V8 rises to a 
positive value which is sufficient enough to eutott 
switching d1od• Da and 1>4• 
~ positive input reference voltage & drives 
tbe d.c. amplitier output into 1ts negative limit, 
J1 
INPUT V 
0'2 
------ +"500V 
F-ig. 4 
13 
which is determiDBd by the reverse bias on the limiter 
diode Da- This reverse bias in a particular case may 
be -30 v. 
~ed back through the lim! ter d 1ode o2 keeps the 
ampl1t1er swnming point at zero voltage. Positive 
input voltage V now causes Dl to conduct and charge C 
to a voltage V/3 with charging time conetent ~ , 
2 
small compared to ·the charging ·period or say typ1 cally 
80 m1ll1.second. 
When the one-shot, next turns o3 and D4 "on n 
feedback through C is re-established. Amplifier 
output voltage V0 Jumps rapidly to tho capacitance 
voltage V/2; then the input voltnge drives V0 linearly 
downward. 
When V0 reaches zero volts, D1 switch open the 
feedback loop through c an~ tbe amplifier outpnt ralls 
rapidly to a negative valaa and th• timing c1c1e is 
complete. Xbe intearator reference voltase S is set 
10 that 
6 (ta - t 2 ) a-sec. tc V 1n volts. 
where t 2 and t 3 are times when the output voltag• 
V0 starts 11near11 downwards and t 3 time wben V0 
reaches 0 volts. 
!hu• if V • 100 volts, the outpulse V0 will 
be ot 20 •-eec. duration and so on. 
(q) 
Of\ 
('0) 
t---.-----i'l:iOl. 'It~ '\td v-1 0 :> 1---~ 
r---t. _ ___J 
7bea as explained abova, tbis oatput pulse is 
c•ed as gate and as depicted in tig. s, crystal 
oscillator pQJ.ses a.re counted b)f the couo.t~rs tor 
l4 
the period the cate is opened vhose time 1& controlled 
by the input voltage to be measured. 
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Fis. 61 1nd1eutes tbe block diagram or this 
t ;ype of DVl~. 
Here biaary e1rcuits are used to generate a 
voltage proportional to tbe number of pulses in a p1111e 
train. 
In tb1s method, an INHIBITOR circuits is used which 
is also koown as ~OX-AND gate; 
Initially, the negative input (indicated by 
dot 0 } ts not excited and the "AND" gate is open for 
transmission. As the clock pulses pass through the 
cate an4 ar• rec1st•red in the oonoter the comparator 
voltage 1ncreasee tn magnitude v1th each count (above 
in tic. 5 (b). Wbln the comparator input reaches 
the unknown veltaae which acta as the comparator 
ret•renoe, the circuit respond or giving an output 
pulse ot th~ ceaparactor. Now v1tb tbe application of 
16 
this plllae, 1AND' gate stops worckinR and clock pulses 
are no longer tran.sm1te4 to binary B0 • Thoreroro 
the counter stops at a count proportional to the 
unknown voltage. 
tbis is tbe moat popu.lar met.tull! used to 
conve~t analogous voltage, obtained trom the variation 
of physical constants, to digital torm. 
though tbe•e muy be many different method and 
design or DVM ltSln~ ramp generator 'but the tundament&J. 
pr1ncivle behind then is same. It is as stated belows 
A ramp 1e generated by a saw-tooth or miller or 
with any other o1rcu1t and there are two comparators. 
One comparator 11ves on output when ramp passee through 
a ttxed potential usually ~~ound level and this pulse 
opens a gate through which clock pal&e$ passes and 
ere counted by the ottllllters. The second comparator 
aives another ou.tput pulse when the ramp voltage 
reaches tbe analogous voltage under consideration. 
'l'his output puJ.ee closed tbe gate run clock pulses 
are thus etoppecl to be counted further. Since tbe 
ttm•-1nterval between the pulses trom tbe comparators 
1& proportion~l to tbe d1fferenc9 or voltage <sroun4 
level and the analogous voltage), hence the pulses 
counted by the scalar would represent the analogous 
voltace to be 41c1t1zed. 
UNKNOWN 
L,---, ------., 
S .... W-TCOT~ G~~~R,..IOR I I •I COMPARAIOR 'i 
( Q.) 
v 
(b) 
COUNTER bo-
INDIC"'IOR 
t " t.W\C fo• "'h•ch 
COMPARA\C>R I ll I 
~ l GA~E 
~ 
L 
~ '{ 
~ah!. re~o.m ot>en . 
f-iJ"· 6 
L 
I • llHuL o s~ 
t 
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Two ot the schemes using ramp generator as the 
dov1co to convert analogous voltage to '41gital are 
discusaed below in brief. 
(a) A basic circuit indicating the working principle 
ot tucb type of DVM 1s shown in t1g. 6. 
21 A tGcent DVM designed by Richard c. Weinberg 
using trans1stera il discussed below in br1et. 
The block d1egram ot tne DVM is shown in 
~ input signal 1s processed by an attenuator 
and amplifier to a an1for.m tnll scale voltage value. 
The attenuator input is then compared with a precise 
ltnear ramp voltage. At the instant of equality a 
pulse is generated setting tbe anknown tl1p flop "ON~ 
Since the atartlng point and initial transient ·on tbe 
ramp are not well knovn it 1s difficult to establish 
a known voltage point on the ramp. Tberefore a zero 
comparator is used to provide a pulse as tbe ramp 
goes through the zero volt {or some other reference 
voltage). 
fb& tit~ between the comparson pulses ot the 
two eoaparators .ts proportional to the absolute 
value of the difference between the unknown voltage 
and zero reference voltag•. In addition dateottna 
which or the P.lip.flop was the firet to produce a 
pulse will give the a1gn or the unknown voltage 
compared to ~he zero ~eterence voltage. 
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!bough, in b1s approach, be duplicAted tbe 
ramp generator but still the resultant unit 1s much 
simpler and loada the attenuator witb g1go-obm 
ettective impedanoe.level without an input amplifier. 
(({((((((({ 
))))))))) ((((((( 
))))) 
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This obapter discusses the circuit operation 
and the de$1gn ot the digital voltmeter presented 
under this dissertation. 
tbe aa1n teature or this 41&1tal voltmeter 11 
the use of' tree - running Dn1lt1v1brator to convert 
voltaae into trequenct directly. This results in a 
•~plication and reduction or tbe c1rcu1tarrt in 
compariaon to otber d1&1tal voltmeters, as use or 
cryatal osc1llatore, trequenc1 divider•, d-e ampl1t1ere, 
atepp1ni svitcbel and relays is avoided. 
Inpnt d-e amplifier woul4 have to be need only 
in thoae units r.quired to have a more sensitive scale 
th.a.n tbl ba11c ten volta tul.l scale. 
~ digital voltmeter circuit constitntes 
basically of the following~-
1. Free-running mult1v1brator 
& Mono-stable multivibrator tor gating 
3.. Logic "AND" gate 
4. Scalar using binary. 
Simple block diagram or the scheme used is 
shown in fig" B .. 
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The circuit is much simpler and cheap&r than 
the eUler types of DV14s discussed earlier and at tb.e 
same time the 11nearty obtained is of tile same order 
as that for the others. 
Ol"dinary trans1atora (OC 761 2M 404 and A.C 128), 
diodes (OA 81, IN 297), resistance• (with l~ tolerence) 
and capacitances are used. 
Linearity ot tbe DVM developed, essentially 
depends UpOn the linearity of the frequancy ot the 
tree-running mult1vibrator for which the frequency 
can be controlled by varying the voltage at the base 
ot the active device. 'lbe linearity or the apparatus 
can rurther be increased by using well regulated power 
supply at the bases and collectors or the tranaistors 
b7 usina propar aener diodes. 
b operation or the circuit is very simple. 
An aatable multi, vhicb 1a the analog-to-digital 
convertio& device in this case, is designed so as 
to give output pulses, whose trequency is controlled 
b¥ the tnput voltage applied at the oase ot the 
transistor. Ita output (pulses ot t1x•d trequenc1 
tor a particular voltage at the base) is ted to a 
lOi10 "AND" gat•• 
A mono-stable multi is triggered internally 
or externall7 will give an output pulse at it1 
collector which is also ted to "AND n aate. Nov as 
a etep input is applied to the mono-stable multi 1t 
triggers and shifts trom its stable state to a quasi 
stable state and after a time period determined by 
the time constant or the circuit will come back to 
its original state. This will give us a square pulse 
at tbe collector. this works as sate in the "AND*' 
circuit. Since, when it. triggers, collector voltaae 
ot monostable mUlti moves from 0 to 1 state that ia 
trQS a low to bigb potential 804 when it comes back 
it flips to 0 state again. Durin& the period it 
retDa1n in 1 atate (relaxation period ot one - abot) 
the " AND" a ate reaa1n open and tbe pulses rroa the 
tree running multi Y1brator are tranaa1tted to and 
counted by tbe acalar. When collector ot aono-atable 
multi comes back to 0 state "AND" cate stop transmitting 
pulee train trom the tree-running multi-vibrator. 
Since the trequeaC¥ ot the free-running can be 
1ncreased or decreased, v1tb the voltage at tbe base, 
eo tbe number ot pulse allowed to paes daring the fixed 
period (relaxation time or the one sbot) will ~epresent 
the voltage. !bus the conversion ot analog voltage 
into digital information is achieved. 
In the following pagee the details ot operation 
and design ot the different stages ot the Digital 
voltmeter is discussed. 
This is the basic and most important part or the 
DVM designed. Free-running mult1v1~rato~ is used 
bare as analog voltage to digital convertor. 
fUll aae or the tact that tbe base current ohanae 
can control the trequenc1 or the astable aulti bas 
been made~a, 23 Inpu.t voltage at the base 1s converted 
directly to frequency in a reasonabl~ linear range 
aa shown by a. w. Biddle Comb in hie article - "Latest 
mult1v1brator improvement•• in &lect:ronics Volume 36 
Jo. l?t PP• 64-66, April 26, 1963. 
the circuit diagram tor a tree-running colleotor-
couple4 mUlti usina p-n-p transistors is c1ven in 
I 
v 
79' r .J""')')'tr;?(' ;..-...,..,/~=·.'rvY.)"'Yl/;:) 
"=7 }<() }''YY"();n;57 // -'_; 
{ r/ t (/ 1 ".17~"~ ~'"'run_ 
l-Jt-1 / ·<;;·1--n~., ~- M/ -, ';/ -.-'..,_") 
~~ i- c.u .wJ +-.17>s7) o 6' f 
1., 
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Unlike binary and mono-stable multiv1brators, 
astable malt! has capacitive coupling between its 
22 
two stages. Because ot th1s 1 neither transistor can 
remain permanently cut orr. Instead, the c1rca1t has 
two quasi-stable states, and it makes periodic 
transist!ons between these states. 
As soon ae supply 1& switched on, becawse or 
symmetry or the circuit we may assume that equal 
currents flow 1n the load resistances. But, however 
say 4...- to some reaeon or other, a minute fluctuation 
ot supplr cause current Il in tbe collector ot 
trans is tor Q;L to increase. ~· to this increase, 
voltage at the collector ot cq talla and since 
collector ot QL is coupled capacitively with the 
base or Qa thia tall in voltage will be applied 
directly to the bas• of Qg tbereb7 causing decrease 
in the current ot Qa- u a result, the voltace at 
the collector or Q2 increases. Aaa1n since collector 
ot Q2 and the base or ~ transistor are connected 
through a capacitor, the increase in voltage will be 
applied to the ba•• caus1nc to increase 1n collector 
ou.rnnt and tbWI further drop 1n Yoltaa• or ~· tb.ia 
cycle cotLtitUl&l till <q 1a cut ott and Q2 is 1n 
saturation. tbia whole process takaa place in a 
traction or a aici'O - ••o. Thia atate ia not a 
permanent stace because tbay are •-o oonpled tnrouch 
capacitors tberetore .. soon as one collector jast 
reach the saturation and other cut 1n voltage the 
cycle reveraes. Bence conduction go on transtering 
fro.m one qu.as1-atable state to another and thus 
making periodic transition between these states. 
~ wave forms at the bases and collectors 
tor mlllti vibrator or tig. 9 are shown i.n Fig. 10. 
we cond1«er that immediately before t • o 
transistor Qg is 1n eatnration and carryJJlg the 
collectol' current I wll11e ~ 1s below cut ott. , 
Behoe, tort L o, VBl is positive, v01 = - Vee 
VBa = VBE (sat) and v 02 = V CE (sat)• T11e oe.pacitor 
c1 charges through ~ and VBl talla exponentiallY 
toward ... V CC • A.t t = o, the base B1 reaches tba 
cut in voltage Vr a.nd Q]_ condaots. 
As ~ coes to saturation, Vc1 riae• by ~ 
to v01 (aat) aa indicated by Fig. 10 (b). !be rise 
1n VCl cauaea an equal rise ot IR0 1l1 v8 2' Iince 
the two are capac1t1vely coupled. the r1•• 1n Vaa 
cuts ott Qg and ita collector talla toward -V cc • 
1hia tall 1n V ca 1a cou.pled t.llrouch ~ to t.ba base 
ot cq , causing the underaboot 6 1n VBl ot Pi&.lO(a) 
and the abrupt drop by tb.ll same amount £ in V 02 • 
1be wave torms at the base ot tq and the collector 
ot Q2 charc•• exponent1&117 with the time constant 
-( • (80 + l'bb, ) o1 to the levels Vcr and - V cc 
respectively. 
1be voltage Vs2 at t = 0 + ie 
•• 
(1) 
and decreases exponentially with time constant 12=a2c2 
toward - v co • At t = T8, s2 reaches the e11t 1n 
level Vr SDd a revers& tr&Jls1t1on takes place. :rae 
wave shapes in the t ir.st stage during tbe interval 
r1 are the same as tbe wave to~ in tbe second stage 
during too interval t 2 lil.ll4 are depicted in ns. 10. 
It tbe base time constants are the same tor the two 
transistors, tben durations ot the tvo portion ot a 
complete c,yrcle are aliks i.e. , ~l = T2 • 
Q&l onla1i£oa ot 6 
At t = T+, Q2 conducts and ~ 1t cut orr. 
The collector Yoltage v02 drops abruptlr to VeE (sat) 
nnd VBl rot urns to V r • The voltage V Cl now rites 
abrUptly s1nc• cq 1a cut oft. 'lhis increase in voltage 
is transmitted to tba base or Q2 and drives heavily 
into saturation. Bence an overshoot develops 1n Vs2 
at t • T+ which decays aa tbe capacitor c2 recharaea 
because ot the baee current. 
!be base carrent aaf be accounted tor adequately 
b7 replacing the input o1rou1t ot Q2 by the base 
•preading resistance ~b• 1n series with the base 
saturation voltage Vo- as 1r~1cntad in Fig. 11. 
'lhe base current at t e T+ 1& designed by 18 , • 
1be current in R may llSWllly be neglecte4 compat"ed 
witb Ia • • The path or IB • is ebowo by Pig. 11. From 
this tigare we see that 
• • 
(2) 
•• (3) 
the jumps 1n Yol tage fl"oo at B 2 and C1 tbe 
collector ot transistor ~ are respectively. 
and 
6 • t 5 ,rbb•• v~- vt 
6' 1! 
'cc• 1a•ac - VCE (sat) 
Since c1 and n2 are connected by a capacitor 
c2 , theae two 41aoottt1nuoll8 votage changes must be 
equal. P.rom the relationship 
I 
• s we obtain 
IlP • Vee- VC8 (sat)• Vo-- + Vt 
•• 
(4) 
Rc + rob• 
0 
0 
? 
--
..., 
g 
0 ,. 
.,. -r 
.... 1 
~ circa!~ used in the DVM ia a modified 
torm ot that depictf.td in Fig. 9 and 1e shown in 
Fig. 12. 1'be mod1t1oatlon substitutes a collitant 
current charging method for the usu.e.l resistive 
exponential charging or cross-ooupl1Ag capacitors 
c1 and c2 • 
From Fig. 12, since tbe bases ot transistor 
Qa and ~ are eet at a voltage V 2 and the emitter 
base diodes clamp their emm1 tter to V 1 , then( B '"'- + V 2> 
ts impressed acrose R1 Md Rg • 1he result is that 
currents 11 and I2 are constant and tunctions ot 
V 2 , 1\ or Ra and s1n • This provides an extremel1 
linear voltage control aver th~ recharge rate of 
cl and c2 • 
aererr1Ag to" Fig. 12, the aener diode and 
voltage divider are added to perform a ah1tt of 
constants deriving voltages v1 and v2 trom • 15 volts 
supply. This is Mc«uHtary to accommodate a o to -10 
volts input. 
A4d1ti~nall1, if Bjmmetry or the output 
waveform is important a balance potentioaeter may 
be added at the juncto.re ot a1 and a2 • 
WQUl&,iAA ot 5 bl. i!ao....ruu:is>d .._ 
It ! 1 ia 4•t1b•d as the period ot a halr cycle 
of the mult1v1brator, then cona1<1er1ng the ~ sid• as 
~uat having turned orr. Tben 
1. For Qs and Qa , emitter-to-base Junction is 
forward b1a~ed and so emitter 11 clamped to base. 
Thereby, current IBl through raaistance a1 is given bJ 
IRJ. = 
- (V a- E1n.) .. Va.S$P 
Rl 
rurtnerJs1naa 10 = ~ IE 
•• 
••• 11n = •. o(Qa ... ~ ... v a .... ~i.n ~. !.aJQ_s } .. 
Rl 
(5) 
{6) 
~ Let the voltage st~p, that wunld Just cut orr 
the transistor ~, be Vx. • Then collector to em1tte1" 
voltage or trAnsistor ~2 would change trom (Vcc-V1-VBE(sat)> 
to VCE(eat) Qa • So the step voltnge Vx applied between 
the base and emitter ot the transistor ~ is 
Tbe time period T1 is the time taken by the 
capacitor to chance its voltage by above amoant 
through a constant char&ing current lin 
or 
• • • 
l f 
- J lin c 0 
~ vx 
I a 
7 = RlCi ~co- Vl- 'el{sat)Qa -vaE(sat))L 
<( fi3 ( V 2 • l.tn· VBEQa ) 
•• (7) 
Tb11 analysis 11 valid ass~ng that all 
transistors are b1gb speed silicon planer types witb 
nl)gl1g1bla Ic.ao• I coo en4 stable V 08 {sat )• 1~wvel' 
this analysis 11 round sat1stactor1ly w1th1b practical 
limits tor the ger.man1~ Junction traas1stors used. 
In ana11s1a or this circuit a further assumption 
is made thgt the storage ertects or ~ and Qa are small 
v1 th reapecta to c1 and c2 • 
Sinot the time period. r1 is pet-iod of halt cycle 
the treqaency ot operation 1a g1veD by 
., .. f.i:.. _ « ~ , < v a - E,.o • - vairoa.l 
2 ac ( vl -v cc • v CE(sat) Qa· VsE(sat > Ql > 
• • (8} 
In tb& no~al ranges ot Ic and temperature 
above equation shows that output frequency ts a 
linear runct1on ot Etn• 
Since tbe araph between inpGt 4-c volts and 
OQtput frequency of the mult1vibrator as shown in 
Chapter V is linear, aens1t1vit¥ in cps per volt 
ia determined by first t1nd1ng il F and diViding 
1 t by corresponding /:::;. E1n 
1------4 I,\ 
Mena1t1v1ty e-
l 
= --------------~------------------2RC(Vl-Vcc-VCE(eat)Q2rVBE(sat)Ql) 
•• (9) 
In the mono-stable cont1gurat1on, tbe multi 
has only om stable state. A tr1gger1Jlg signal is 
required to induce a transition from the stable state 
to the QU!Ii.•I!Cilll!l o;ate. The c1rcu1t may remaLo. 
1n its quasi • stable state for n time which is 
ver.y long in coaparisOft with the time ot trans1t1on 
between states. EV'entuallf, however it will return 
trom tbe quui-etable state to ita stable statet 
ao external aicnal beina required to·tnduee this inverse 
transition. Since, when it is trig&ered, the circuit 
return• to its or111na1 atate bf itself after a time 
T, it is known aa a one.ahOt or a univibrator. 
The baaio application of tbe monostable 
configuration results troa \be tact that it ma1 be 
used to establish a fixed time intei'Val, tbe beg1n1ng 
and end or vh1ch are ••rked by an abrupt d1scont1naity 
1n a voltaae wave tora and 1n r act this obaracterstio 
ha~ been utili&ed in the circuit rer DV:M. 
!be circuit diagram ot a monostable m~lt1 1a 
shown in tis. 13. 2be acttve devices ~ and Ag 
are either tubes or trans1$tors. Here, as in 
btnary circuit, the output at Ya is coupled to 
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the input at x1 through a taa resistive attenuator 
in which ~ 1a small comm~tat1ng capacitors. ~ 
oapaeitor ••rvea the same purpose as in the binary. 
the d.c. coupling found in a binary from Y1 to x2 1a 
bare replaced by oapactiva coupling through a. 
We aball assume that the o1rcu1t parameters 
have been ad.J us ted propel'l.t so tba t the multi 
finds itself 1n the permanent stable st.a.te with Al, 
o I'F &.nd A2 ON (saturation). The mul t1 may be 
induced to make a trane1to~ out or its stable state 
by sa application or a negative trigger at x 2 or at 
Y1 , or a positive trigger or sufficient amplitude 
at X1 or at Yg It is to be emphasized that the 
triggering is uns18metr1cal being applied to one 
device only and not to both siaultaneously. 
Assume that a ainJ;le trigger 1a applied to 
x2 aod that a .-.,ene:rat1ve action takes place, 
driving As completely out orr. 1he voltage at Y2 
now rises to approximately v11, and because ot the 
cross coupling between Y2 ~d x1 the first stage ~ 
comes 1n to cond~ot1on. 1be device may be driven 
into its aaturation ot 1t may operate with in its 
active region. In either event a olll'rettt 11 now 
exiata 1n the output-circuit resistanoe a1 or A1 , 
and tbe vol,age at ~l 4rops abtQptly by an amount 
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11 y h voltage at x2 drops by the same amount 
oeca~•• tbe voltage across a condenser cannot change 
i.nate.ntneously. 1be mUlti now ta 111 Ql.Mi.e&:51RlJI 
a tate. 
~ circuit ~ill ~ema1n io this quasi-stable 
state tor only a t1n1te time T beeau.ee x2 1a 
connected to v11 ttu-ongb. a resistance R. lberetore 
x2 will rise in voltage, and when it passes tbe 
ou.t 1n voltage Vy or Aa • a regenerative action will 
take place, turning A:L orr and eventually returning 
the multi to its 1c1tial stable state. 
1be time period 'l tor wb1oh the monoatable 
mult1v1brator remains in quasistable state is 
calculated as shown belows-
Du.rina th1a interval r, A.a is ott and. voltage 
ahanges at x2 aay be calcUlated trom the o1rou1t 
41agram or F.lg. l~ 
In this otrouit, tb.e stage A.l has been 
replaced bJ a tbevni.n'• equival.•nt cenerato:r Vt 
and a resistance R0 , which represents aaplit1er~ 
output impedance. ~ voltage wave torm at x2 
is indicated in P1g. 16. 
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~ transition rrom stable to quasi-stable 
state occu.rs at t = o. For t /_ <>t Vxa = Vo- , 
the saturation base voltage or a transistor. Since 
~1 and x2 are coupled by a capacitor, any ab~upt 
chango in voltage at Y1 must result in tbe same 
discontinuous chaage at Xgr At t = 0 + , the 
voltage at Y1 drops by r 1 I)r • li'tnce at t r:r 0 +, 
Vxa = Vr:;- - I 1 a1• Thereafter the voltage Vxa 
will rise exponentially toward v17 with a time 
co.tu~tant 
(R + R0 ) c ... (~om Fig. 16) 
(l0) 
Since at t • oo , vx2 • V lY then the input 
voltage to the second state is given by 
this exponential rise will actually continue, 
however, only untill ~xa rises to the cutin Voltage 
at which time T a reverse trnaa1t1on will occur 
then t'l"'m equation(ll), tor t -= T, when Vxa • '"' , 
w get 
r .. 91 _;n:J 
0 
._L ___ _ 
'I\ 
--~-~ ----·--
<;I :d\ j 
1 
A~ 'l 
0 + 
).II. 
" ,. 
/ 
.JJ" 
T = \ log 
V0 tor a germanium transistor is 
v8 E (sat}= • o.a Volt. and v., •• a forward 
b1a• voltage typically 0.1 Volt for ger.man1am. 
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(12) 
Th1a symbol f is referred to as the delay time 
and. also as tha gate time, pulse width or 4u.rnt1on. 
The delay r may be varied e1tbeP through the 
time oonatant t (i.e., varying R or C) or by 
8d.Juating 11 • 1'ba current 11 11hich tlows in 
device '1 when this 4ev1ce 11 ON, is controlled by 
the base input current. 1h1s 1nput current in tam 
depends on the Vxx • 7he 'foltage Vxx will effect 
1' upto the point where, when A1 become ON, it 
tinds 1taelt in clamp or 1n saturation. 
!he duration Tor a mono-stable multi is 
ordinarily not particular stable, depending as it 
does on the deviee cberaeter1st1c throuch r1 
VB! (sat) and V 1 • The atabi11ty is better 1r R 
is returned to a vol~&&• or large aagnitude such as 
V 11ratber than a voltage V 1 or to ground. The 
reason tor this feature may 'be seen in fig. 16. 
Curve 1 corresponds to returAing B to v11 whereas 
curve 2 11 ror R connected to a low voltage v1• 
2be time constant have been adjusted in the 
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two cases to give the same 1nit1al time duration 
1'0 • Suppose tbat V now changes by V 'becaase 
ot say, a change in ambient temptrature, beater 
voltage or device replacement, we see trom Fig. 16 
tbat tho cna.nae 1n t.tme T0 .... t1 is smaller tnan 
f 0 • :r2 • Hence cul'Ve l indicate better stability. 
%be circUit of fig. l? is the circuit with 
values or the oo.mponent used and is called the 
COllector to base coupled mono-stable multi or 
one shot. 
!be gate width T is given by aquat1on(l2 ) ... 
It Q]_ is draVll tnto taturatlon; then ~ B0 = V 00 -V ce(sat'• 
Since Vo- e VBE (aat)' then from equation (12) 
T "1 1~1 f~~cc - Vce,aat> :. VBE •. '•~l J 
[ Vee • Vf 
Vee - ~ce.~sat) + !f!E\~a~) 
t: "'( log 2 +, log a (13) 
Vee ... Vy 
At room temperature from the table l we get 
• 
1be second tem of equation (13) 1a zero. 
Under these o1rcuastances and a cood approxtmatlon 
tor 'l is 
t = 1 loa a = o.69 ( R + Ro > e 
t: 0.69 BC •• (14) 
Since Rg tor a transistor 1n saturatioa 
1a small compared with R. 1be larger 1• the 
Vee compared with the Junction voltages, the 
better 1s this approximation. 
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'lbe interval T is not particularlJ stable 
asa1nst temperature variation since base-to-emitter 
voltage VBE (sat) nnd also Vy dGcrease as 
temperatura ineret~es £t tho rate or about a mvJOc., 
where as VeE (sat) has a temperature coeff1cittnt 
which is or opposite sign an4 substantiallY smaller, 
Further sine• the second terru 1n equation (13) 
becomes more negative as the temperature increases, 
tbe gste width T decreases as tbe temperature 
incr~ases. 1be larcer the valll8 ot V cc tbe smaller 
1a this etteot. 
Upto this point we have n&ilected the reverse 
saturation current wblch flows in a tranaiator 
when it is cut ott. Let us consider now tbe effect 
of the reverse saturation c~rrent on the time f 
or the quaa1 stabl~ state. During tbe interval, 
when Q2 is cut ott, a nominally constant current 
Icao tlows oot o! the base ot the translator Q2 in 
H\dlJlO 
"'AL 
. (o) t\ 
Ll ~~:J 
F.lg. (17). Assume nov that the capacitor C were 
disconnected from tbe ~unction or the resister R 
with tbe base or Qa. !ben the voltage at the base 
ot Qa with o disconnected would be not (. v00 ) but 
.... V cc .. Icao R. It tberetoro appears that capacitor 
c, in ettect charges through a trom a source 
- (V cc + Icao B) • CotuJequently s1nce Icao increases 
with temperature th& timo T wlll decrease. fbere is 
another way in vhioh tbe reverso saturation curreAt 
attects T. 
Xbs initial voltage v01 1n the stable state 
is Dot V cc but 1& (V ..;c - Icao I\,>, where now 
Icao is tho collector curr~t of ~ when ~t is 
cut ott.. Conaequ.ent11 tha drop in the voltage V Cl. 
when the multi is trigaered is smaller by Icso R0 
than it would other~ise be, and consequently smaller 
gate durution 11 obtained. Since, however R0 l i R, 
thit second effect is negligible in comparison witb 
th.e !irat. 
!he circuit ot monistable multivibrator aaed 
ia given in F1&. (17) • Supply voltages Vee & v18 
are -12 Vol~ and 3 Volts respectively. Load 
resistance 1n collector circuit is 6 X1lo-obs. R 
and c are 150 K and a micro rarad, so aa to aive a 
time period or output pulse 7 • 200 m aeo. 
Aa "AND" gate has two or more inputs and a 
single output Aftd it operates 1n accordance with 
the tollo~og detinition' 
''The output or an AND gate assumes the 1 stnte 
it and only 11" all the inputs usume tbG 1 state "• 
A diode logic (DL) oonr1surat1on for a negative 
AND Gate is given in Pig. 18. 
Let CJ now examine this negattve logic circuit 
wh1oh has bQen ueed in the DVM. Let Rat Br an4 V-r 
represents respectively tbe aoarco rea1staoce, 41ode 
forward resistance and diode break point voltage. Let 
tbere be a 4£o4s • 
.bsuae that •m • 1nputa are at V(l) a tate &lld 
hence •a • diodes wUl be .reversed biesed and t.be 
I'Ma1n1nc (.a .... ) 41odea will be in the conducting atate, 
hence the •tteotive circuit of these diodes in parallel 
consists or a resistance S!l t Rtl 1n aeries 
tl..O 
with a voltage V 1 • Jbr this excitation the output 1e 
V0 • (V(l) • [v(l) - V(O}. V~J. •• (15) 
R+!lJt+Rt 
n-• 
It all the inputs are exo1ted 1. e. , m • n then 
Vo D V(l) - V(l) - ' ~02 - v~ e V(l) 
00 
•• (16) 
Vee 
Rt 1 c c' RL2 
Gt 
E C(. 
Ftg. 19 
c' c 
Bt ....----. .,...__, OH 
"' 
0 I~ I OFF I ON c, 
T'.J,.. ··o,.1 
I 
" Ro RL 
I 
Rbl ~R.\ 
h.§ .20 (0) f i.g. 20 (.b) 
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i.e., out put Vo • V (1) which is expected output 
voltage tor a eoniboidence. 
It we nealect ( Ra + Bt) compared with R then 
it m 'In 
V0 =. V(O) + 'f.- •• •• (17) 
and tbe output is clamped at a value Vy aboVe tbe V(O) 
level. However, it we take the u non zero value or 
(fta + Rt ) into accoWlt, then we see from equation (15) 
that the output will respond to the number m or 
excited inputa. 2be output increases by small $t&pa 
as tm' increases from o to n-1. 'lhu var1at1on 
1n level is called lo&iQal DQ11a,. If' B. i '7 Rs + Rt t 
then the response at a oo4no14ance will be ver,y much 
larger than. the r•sponso reslll.t1ng evec when all but 
one ot the diode• are caused to •top conducting 
( m e n-1). However, ~ an AND circuit even the slisht 
re•ponae (the noise) to something less than a complete 
coincidence ia otte.n. Un4es1l"eable. To reduce thia 
ettect a shunt 41o4e ~ 1• add•d u ahovn 1n Fig., lS. 
1b1s 41ode ol&m.P• 1be output to v• ant1ll a.ll the 
1nputa are excited. 
1he volt.ge v• must ee adJusted •o that tbe 
1.nd1V1dual diode currents I1 , 12 --- In which are 
noraall.J equal to one another, are each larger than I. 
It we assume, tor the moment pertaot diode• ~n the 
r•• tr1ct1on 11 > I meiUls 
> 
v8 ... v• 
--=I R •• 
In this case, even it all but one diode 1a 
(18) 
baot - biased by input signals, tbe 41ode D will be 
required to continue to condnct. and the outp~t will 
remllin clamped to v•. Itt however, all the 1llp11t 
diodes stop comu.oting, tbe 41ode D must &lao become 
non • conducting and tbe ontpnt must rise toward Va • 
It v8 ). V(l) then the input diode connected to V(l)m1n 
v1ll clamp tbe output to this lowest inpu~ level. A 
11m1tat1on on the number ot itlpu.t circuits which may 
be employed 1S tho current • carrying capaoiv ot 
the d1o4e n • 'l'b8 diode D keeps the output close 
to V• tor &D,Jtb!ng lea• tban a complete coinoidenoe 
but, ot cour8a,w1ll not act ae a pertact clamp because 
ot the t1n1to rorwal'd resistance Rr ot D. It say 
soae number m < n diodes are cut ott the Ol1l'Nnt in 
D aut change by an amount .1:::::. I0 '!! 11 I1 and the 
output will change by L::,. I0 Rt • 1he magoitude or 
this change 11 tlltl&lly quite small in comparison. to the 
output vh1ch results at a coincidence. 
t~ circuit or t1sure 18 1• a logic AND c1reu1t 
81nce 1t• output reaaina in t.ba 0 state nnlea s all 
inpu.ts are 1n tbe 1 state, 1n which case the output 
goes to the 1 atate. However, thltre has been a 4-c. 
level sh1tt becauae the 0 state t'(O) ot the input 
is not tho saae as the 0 state V' of the output. 
From equation 18 we must choose V' > V( O) 1n ordeP 
~ bave a positive valae for the current 11 • 
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~ wave torm of the logic AND oi~cnit output 
pnlse vUl nov be discussed. If ve neglect the 
capacitance ac.roaa tbe diodes, we may easil,y compute 
the torm or tbe o11tput ptllae. When tbe output pulse 
11 tormed1 all 4io4ea &r$ back • biased and oatput 
capacitance Co must charge throusb. B. 1be output 
will therefore rise rrom V • toward V a with a time 
constant R c0 • At the termination of the input pulses 
tbe diodes con4uct and the output capacitance discharges 
at a rat• determined by c0 ~ tbe parallel combination 
ot a 1\nd .n resistors. Eacb. of' theee n resistor 
consists or the diode r.sistance 1n aerie• with the 
output 111pe4a.nce or the generatol*S. 1be output p\ll.Je 
will tbererore decay much more rapidly than 1t r1aes. 
the r1•• time may be improved at the expense or amplitude 
by aating the 1npnt pt1l.se amplitude V(l) smaller than 
Va • Under tbeJe c1raumataneea the output r1•es tovard 
Va but ia cl•ped at the voltage V(l) or the 41ode 
connected to tbe &•Aerator IUpplyina tb1a pulle V(l). 
1b1s 1s the basic bnilding block or the 
scalar and 1e 41acussed below 1n detail. 
A bistable mttl t1v1brator ord1naril7 consists 
ot two stages ot d. c coupled COJMI.On - emitter 
transistotUed amplit1eftJ1 so that the outpnt ot 
the second stage 1s applied directly to the input 
of the first stage. .Fig. 19 shows the c1rcn1t 
diagram ot a trans tstorized binary. 
Biftary, which is also known as tl1p-tlop, 
exhibita two distinct stable states. In one stable 
state, the t1rst transistor condt10ts heavily and tba 
aeoond one oFF. While in .second stable ete.te it is 
the reverse J..e., firat transistor it OFF and second 
conduots bGav1J.y. 1be change trom one stable a tate 
to the other •&r eas111 be aooompliahed with the 
application ot an exte~al trisgering pulse. 
'lbis oirou1 t ••7 be thought or u two s taces 
or couor£ - emitter trpe feedback 8mpl1f1er. Since 
each oomaon - em1tte~ circuit introduces • phase 
shUt or 180°, the overall feedback ~t the two 
aapl1t1•r• 11 pos1t1v• (regerutrative) and atsu&ll7 tba 
loop aain of this o1rcu1t is tar greater than unity. 
11na~ o1rou1ta are oauallJ s,..etr1oal. Since the 
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circuit 18 symmetrical• we ma7 expect tbe qu1soent 
current 1n o ach t~ansistor wUl be the e:ulme. or course, 
au.ch sboald be the case, it both transistors were 
cut ott or both were oon4uctlog beavilT with saturation 
current. Snob cases are not ot ou.r interest because 
at that tue the circuit 1a not funot1on1.og as a 
b1na17. 'lb.e most 1mportent case will be one 1t.t which 
both transistor• would be operating no~ally with their 
base circuit to~rd biased &nd collector circuit 
baCk biased, it the current were 14entical, ln. aucb 
case 1t is possible to· •how w1th the help ot the 
transistor charactertat1c and kircbhott•a laws that 
tbe transistor current ICl = Ic2 vbere tCl and 102 
being the currents in the tirst and the second transis-
tor ra;pectivelr. However such state or binary is 
not an equilibrium state. But this is an extremely 
unstable equilibrium state •• may be prov•d rrom the 
tollowinl cona1derat1onsa 
Suppose there is aost minute fluctuations 
which 1a Wl&Voidable, in the current Ic1 ot tbe 
transistor Q.1. • It Ic1 increases the collector 
voltace ot Ql eonsequantlJ decreases. Since collector 
ot Q.J. 11 41rectl.7 coapled to the base of Q2t therefore 
volt&ce at the base ot Qa auo decreases by an &.mount 
deteftl1ne4 b1 tu attennator Ba and Itt, • 1be decrease 
in the baae volta&• aeana reduction 1n collector 
eurrent bene• increase 1n the volta;e at tha collector 
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ot Qa- Aaa1n1 because collector or Qa 1e d1f'ectl7 
coupled to the bue of Q]. t.botl 8111 irlcrease in the 
vol~aga ot at the collector ot Q2 vUl increase 
tbe voltage at the base or Q;J. whoae macn1tude 
4epena1ng upon the attenuatOr Ra a.nd R0 vh1cb will 
further increase the collector c\U'rent, tberob1 
further reducing tbe collector voltase. !b1s cycle 
go on r&peat-1ng 1 tselt till Q,J_ cond11ots heavily 
an4 Q2 becomes ott • !h18 change ot a tate will take 
place w1th 1n a :traction or micro - sec, 1n a well 
designed binary. 
?.be circuit will remain 1n this eqllilibriwn 
atate until a triggering pulse ot appropr1ate 
amplitude is applied to the circuit at a proper 
place, to ch&ll8e tbe stable state and to attain tbe 
second stable state where the transistor ~ becomes 
OFF and Qg conducts beaY1ly vith •aturat1on co.nent. 
%hil av1toh1ng action trom one stable etate to t.b.e 
otber, can be accompl1ahe4 by applying a positive 
pUll• of autt1c1ent ~pl1tude at the collector ot 
the "OM" transiator Q]_ or a negative pulse at the 
base ot •otft trana11tor or at tbe collector ot OFF 
transistor. ~ •witching action takes place 1n the 
tollowinc manne!"l 
AI aoon as a poa1t1ve pula• 1s applied at 
the coll•ctor ot <G.• 1be base voltage -.n4 b .. e 
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current ot transistor Qa increases. As a result 
collector cnrrent or Q2 inereasee w1th the obvious 
reduction ot ths collector voltage ot Q~ As the 
collector voltage ot Qa decreases the baae voltage 
and base current or Q.t decree.sea and thllS the 
collector voltage ot Ql increases and this cycle 
contint:es till ~ becomes ou:t oft and Qa conducts 
beavUy. The binary vlll remain in this stable 
equJ.l1t>r1W'Il state tUl aaotber pulse cause the 
tr1gger1ng. 
As d1&cussed above, a fl1p-tlop will remain 
in one of 1t8 stable state! indefinitely untill 
1t is induced to mate a transist1on as a result or 
tttr1gpr1n; signal" sueh as a pulae applied from 
•ome external source. Otten these triggering signals 
are or short duration, a."ld in order that the binal'J 
shall be able to rsspond to each or these triggering 
signals, it is nscessar,y that ths binary make its 
transition rapidly. Otb&rwise, 1t is possible that 
the triggering pulse will nave paased before tba 
binary is able to coaplete its respons•• In other 
word•• the tiae interval durinc wh1o.h conduction 
tranaren trom one trlltlaistor to another must be 
small tban the tiae between two tr1caertnc pUlses. 
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Suppoae ror example, that a transition 1s 
to be induced 1n a birlary b1 applyina 1n ser1e• 
with the base or the conducting trana1etor a short 
duration negative pulse or sufficient amplitude to 
41'1ve the tr~s1stor beyond cut ott. If the <C]. is 
driven to out ott, the collector voltage will rise 
toward Vee at a rate determined by toad resistor Bx, 
and _shunt o&pac1tor between collector and ground. 
This ~1alng collector voltage must be transmitted 
through the attenuator consisting of B.a. .and ~· h 
rising voltage at the bese of Q2 will be rurtber 
delB)'ed since the capacitance otfect1vely shunting 
bnse ot Q2 tmns1s:tor to ground m0$t charge through 
a resistance which essentially 1s equal to the parall•l 
combination or B4 and ~· Because of this over all 
delay the rise of voltace at the baae ot Q2 , it may 
be tbat the applt.d pu.lae at tbe base or Q)._ t will have 
passed baton Qa can be brought out of the Ol\t ott. 
Aa a r•salt the binary will not respond to the 
applied pulse. 
1b reduce the transition time, small capaci t&Ace 
1ft ahunt with tNt cou.plinC res1sto1' R., ar-e used. A 
binaey v1th such capacitor inclUded 11 shown in 
JP!.g. 19. B&c&tlSe tbeae capacitor assist tbe binary 
1l1 aaking abrupt tr~itions between atate• they are 
known as eoauta,ing, transpose or speed up capaciton. 
~ uaetulnes$ ot these capacitors will be seen by 
the following d1acuss1on: 
!o be speoitio, let us assume that the 
active devices are p•D•p transistors. Let us 
consi4er that Qa is 05 804 Q}. 1a OFP and. that to 
induce a trans1Gt1on or poa1\1ve step ie applied at 
t-he ba.ee ot tr-.o.sistor Qa- 'lban the voltage at tbe 
collector ot tranaisto~ Q2 w1ll r1se rapidly an4 we 
4ea1re that tb1a rapid rise be transmitted with 
m1.n1mum dela1 to ~ the base ot transistor '· b 
4ev1oe Q;a. has an 1Aput capacitance c1 end 1n the 
absence of the commutating oapac1tora, the circuit 
oonr1glU'at1on consists ot Ba , Rb 41.04 C1 which 
al 
constitute preoiself the uncompensated attenuator • 
EVen if the voltage at the collector of the transistor 
Q2 rue vith necl1g1ble rise time, the voltage at 
tbe base or tr«netstor ct.L woald illcrease with a 
tiJD& conetant R C1 where B. 1e tbe parallel comb1aa-
t1on ot Ba and ~· 1be &peed with which B1 rlee 
••1 b• 1nonased b7 the addition or capacitor C in. 
1bwlt v1th Ra• It the oapaoitance c 'Aft> arb1truy 
larce, then tbe wave form at the base ot trana1stor 
rq woUld r1ae u rapidl¥ aa does tba wave tom at 
tbe collector ot traoa1•tor Q2 and fUll amplitude ot 
tbe rapid ~1•• would be transmitted througb the 
oapaci to!'. However, ae 1 t wlll be a.bown below, tbat 
47 
tbeft 1s &lso •ome disadvantage in aaiD.g a capacitance 
c or large value. 
b volta.ce acroaa c and c• are not alike 
because one stage 1s "ON" &lld the other is OFF. 
Pbr example, tol' the c1rcait ot Fig. 19, the voltage 
across o• is cv01 - Vna ) and acrose c .ta CVca-V:a1). 
Wltb Q;J_ '0FF1 and Qg 'ON' Voltage 'leg and VOl are 
d1fterent being v01 v02 • 
When the circuit 1s triggered so that Ql is 
ON and Qa is OFF, tben the <Voltqe across the commutator 
capacitors will reverse. 1be bina~y will not haVe 
aettled 1tselt completely 1n ita new uta~ WltU this 
interchange ot capacitor voltages baa been completed. 
A transiet1on bavina beeA induced by a tr1gge~1ng 
s1g.Ull, a certain minimum time mwst elapse between 
aucc .. aive triggers to induce reliablY the reverse 
transitions. 
It the binary baa been triggered so a& to 
c!rive atqe one (Q_t 01 8t1d Qa OFF), the equivalent 
circuit from which to calculate the time oon1te.nt 1 
associated with the recharctng ot C 1M given 1n 
Pig. 20 a. 
It tbe ontput 1mpe4ence ot Q9 (including Rt ) 
u Bo tben 
t • RC 
where B. ia tbtt parallel com.l>1n.ation of resistance 
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Ra. and ( Bo + lib ). For a transistor 1n aaturat1on, 
BQ is very small compared with ~ and hence little 
er~11' would be ma4e it (lb + Ba ) is replaced by 1\, 
alone. 
••• "\ = Raflt> .... ............. . S.+Bt, •• •• (19) 
As the preoed1.ng 41tcwus10J.l suggests, tbe 
complete tranate~ ot cond~ct1on trom one transistor 
to anotber 1avolvea two phases. !be first of tb&se 
phases is the transition pbaae during which conduction 
tra.nsten f'ztom one active device to another. ltl 
,order tbat th!e tranater take place, the voltage acrosa 
tbe capacitances present in the circuit must change • 
these capacitances are the input and output capacitance 
ot tbe transistors and also the stray capacitancee. 
None or these capacitances is expl1e1ty indicated 1n 
tbe diagram, b\lt the voltage across them must ehe.nge 
it the devices are to aw1tcb between Of and OFF. On 
the other hand, tbe vol~qe across tbe oapacita.nce 
C ~ C' need not change 4ur 1ng tbe transfer o~ 
oon4uot1o.n. It the capaoitoJ:S: c a. c• were replaC414 
b7 batteries whole voltages were set eqnal to the 
capacitor voltages, tben thia aubat1tut1on wou14 in no 
var reatra10 the tra.n.fer ot con4u.ct1on. Bence thea• 
capaeito~ are petaitted to oozpleta their 1nterchaoce 
ot voltac• after the tranarer ot conduction bas taken 
place. 2be additional time required tor the purpose or 
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coapletin& the nc.baraing of capaci ton atter the 
tr~ter of con4uct1on is called the "sattl1ng time". 
1be re•ol\lt1on. time is the sum or the 
trane1tt1on t~• and tbe aettl1na time. or course 
tbe!'e 1s no clear ... cut aeparattOA between the 
trAnsition phase and the settling pbue. 
Bene$, tram equation 19 it is clear that it the 
commutator capacitors have too large a value than the 
required, will oa11se itlcroase in tbe settling t 1me 
which 1a not del1rable in high tr,quenoy operation 
ot co ant i.ng. 
Bo.-ver, 1f speed Up capacitors are too small, 
they will lenstbaD the transition time. therefore, 
an ena1neer1ng compromise 1a called tor. Ir the 
input capacitance taking Miller effect into account 
u C:t thee a reasonable oho1ce tor C is 
c • • • • • (20) 
Bowver, situation 1n transistor binary 1s 
more complicated 1.••• when a transistor is 1n ita 
active region, it stores charge in its base and 
vben 1n sat.arat1on it stores even more charge. The 
transistor cannot be brouaht trom ••tu.rat1on to 
cutott until ill this charae has been reaoved. !be 
commatatiD& capacitor hasten tbe reaoval ot this charce 
=-&lao. 
.For a trMsistoriaed bin.aey the value of the 
speed up capacitor lie 1n tbe range trom some tens 
to some hundreds of picota~ada. 
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Referring to tbe o1rcn1t diagram ot figure 19 
asaame that Q.J_ 1a 'ON' and Q2 a •OFF!. Suitable 
values of' load resistor ~ and supply volt ace V cc 
are determined tram the collector characteristic 
ot the oc 76 transutor p....o.-p trpe. 
Procedure, underlJing the design consideration 
is g1\1eJl belOWl• 
In deriving the 'ON • e~uatton ot tho transistor 
~ the tollow1ng aeaumptiona are made. 
' 
1. 1be base emitter resistance of the •ott • trans1etor 
1a much smaller than tbs external o1roait resistance. 
Sach as RL , Ra and ~ which is valid since rbbtof tbe 
ON transistor 11 ot the order or f~v tens or ohm while 
RL , 88 and St. are u.saally of' tb.e order or tens of 
kilo-obms. 
2. Whe.n the transistor is 'OFF', tba collector 
emitter resistance r 0 is auch larger than the external 
r&a1stanc•• (RL , Ba. and Bt, > 
Vee 
Ro2 RL2 
Ra ~L2 
OH 
IRa, 
-
1Rb1 
t Rb, l 
l Ecc 
(0) tb) 
f\) 21 
r 
Vee (-tsv) 
4·1K 
iOOK St. t' 1 I I ' r- ~ I I I ?lOOK~ 
IK. ~ IOAif 
..,. 
lnput 
:T'oo•l 
flJ· 22 
3. !be back biased eatvation current ot the 
collector Junotio.n Ico may be taken to be neglig1b17 
sma11 (ot the order or tev micro-amp• >. 
4. tbe binary 18 assumed to be s~t~1cal eo that 
• 
and • 
Wben Qg J.s co.t ott and Q), is ON witb satura-
tion current tba collector voltage or ~ is almost 
zero. the eollector current through ~ is civen by 
or • 
Ic 
hte 
e ... 
•• (21) 
•• 
(22) 
•• (23) 
bte Bx, 
vbe•• b.t• 1e tbe t&rwaro curJ>ent gain or <q 1n 
common .... emitter oont1gurat1on. Writing down tbe 
nodal equation at the point &1, tbe base or the 
transistor cq trOll tig.,. 21. <•> 
•• (2') 
Since Q2 1s cut ott, the collector Ctll'reAt 10 throqb 
tran•istor Q2 ia pract1ca111 zero. !bus tram nc. 2l(a) 
v'beQl. - 'oCJ 
Iaa • Ra,+ a, •• •• 
and IRb t.D ... ~<dw •• vbeta •• •• ilo 
Substituting trom equation (23), (25), at'ld (26) 1n 
equation (24} we get by re-arl"angJ.ng tbe equation 
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(25) 
(3)) 
.• '!at01 ..... v,Q. + .vee, -· 
Ra + IL hte Rr., 
= .. Ecc - vb•SA .. (27) 
Bo 
as-arranging eqttat1on ( 21) we get 
Equation ( 28) is kuown as Q11 ,.G,U.lilla.wl. • 
P1cure 2l(b) ahowa the equivalent circuit 
with translator Q2 1n the OFF atate. 
!be base - emitter voltace Vbe ot tbe 
tr&Diiltor Qg is civen by 
'a-Q2 •• (29), 
•• (28) 
Ge 
Si 
Note that the current 100 in the OFF concl1 t1on can .not 
be neglected. !lhe current through Ra is given by 
•• (30) 
Combining eqution (29) and (30), we get 
[ Vcz(sat) 
... (31) 
or Ro = VBE(cut ott) • Ecc 
V CE(sat) • VBE(eut ott)- Ico Ba • • (32) 
Zquat.ton (32) is known as OFF equation. 
Fo~ a germaniwu tt-n•P transistor the junction 
voltages tor <Utferent operati.ng con41 tiona are 
given in the following table, 
WLi •1 
'I)"p1ce.J. pnp trMsistor 3tmot1on vol tagea Gt 2sO C 
-o.1 v -0.3 v -o.a v -o.1 v O.lV 
.0.3 v -0.1 v -o.s v 0 
JDr t.lle oa 76, germam.wa P-A•P t,ype trQO.aistor 
hte • 40, I 00 = 20 laioro--.npere. 
14U 
120 
r ... 
~ 80 
~ 
.! 
.D 
ct 60 
oN-esu 
OFF- ~3'-' 
Rb 6'20 ( 4? • R<l)_ KS'L 21.50 - \'2. Ro 
2'9 Ro KSL 
Rb =- .21 +·o"2ao 
RL"" 4·1K .5\. ht~ = ~o : Vee : -12V 
Ecc : 3Volts Vbe c:: - •!,V (ON TYans•Stor) 
Vbe = -·IV ( fov off 1"ra1'tSts.tov) Vee= -·IV 
60 BO 
F-\$ 23 Ra -,Y\ '-< SL 
leo :: '20-IUQ 
~: 0 
l~ 
100 12.0 
• 
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1beret"ore, tor 
V oc = ·12 Volts Egc = 3 Volts 
ON - equatton becomes 
620 ( 4.'7 + Ra) 
saso • 12 Ba 
end OFF - equation becomes 
2.9 Ra 
o, 2 + .oa Ra 
•• (33) 
•• (34) 
Us.tng eqn&t1ons (33) and (34) a graph is 
drawn tor •ON1 end •oFF• eqn.ation as shown in 
fig. 23. 
1he ahaded portion indicate tbat any combina-
tion ot R4 ID.d 1\, in this region 1s valid tor 
opt1eUII stability condition tor the aatiatacto:til¥ 
b1n&rf operation. 
All the above 41scu.ssion waa tor fixed b1q 
uansistortsad birUl.J.7·· 1b mQke them selt biased in 
order to avoid ltlothe-r l>&tteey in the cirou.tt, the 
tixed voltage batteey is replaced by a rea1atance, 
a ueh that the vol taae across that is equal to the 
value or the tiud bias. Since Ecc cbosen. was 3 volt. 
8ftd Ic 1s 3 ea. then tor selt biased 
1cc 
i\t = -i~ = 
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1heretore tot.U ao.pply voltage r.tQ.u1toe4 ia 
12 + 3 = 15 Volts. Bence the binary circutt ta.ke the 
final shape as shown in Fig. 23. 
A beaic type of sca]J.ng otrcui t is binary 
'W'h1ch has been discussed earlier 1n dotail.;. 1bis 
oircui t has 2 s 1 ratio of input to outpllt pnl•es 
and is w1deJ.1 used in counting and compttting 6qutp.ments .. 
Since the binary circuit prodttoes one output palse tor 
two 11lpat pulses, these output pulses can be appUed 
to a second binary stqe sn4 again output pulses 
ot second btnary stage can be ted to third binary 
stage and so on. 
Since each stage has a ratio ot 211 (input 
to putp1.1t pulses), so tbe seaJ.e factor ot the bi.o.ary 
ataaes, connected in cascade will be rf, vhe~e •n• 
is the nwaber ot stages. Vor example five stages 
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1n cascede vill thoretore have a ratio or 2 1.e., 
2&~2X2&2 or 32. 
In the preaent pro3eot a so&l.ar vi th nine 
binat'J un1 ts in cascade is used i.e., the scuar 
haa the ratio ot 29 or 612 vhich .. a.ns scalar at a 
t1rae cse count 511 input pulses t be tore 1 t 1 a 
required to reset. 
Since tbe output tak.o at the collector ot 
ei thor transisteto ot the binary is at two different 
levels tor 1 ald 0 states, say V cc and zero reapeetivelf, 
1r the ontpttt or ott stage represent Binary state L 
1bis output can be used to indicate the state of Binary 
by as1ng 1ndient1ng lQnps. 
Because 1n41cat1ag lamp WJed require (60 ma x 
6. 3 V =) 378 mwatt ot power 8011 direct connection 
ot the laap to tho bi.tl&ry collector, as is u.su.all,y 
done in vacoum tube soa.l.ar, would load the binary. 
1he.retore an emitter tollower stage bas been incor-
porated between binary ond the 1-.p. 
.auitteJ:> follower stago would otter bigh 
resistance to the binary, thereby will not etrect 
the normal operation ot the binary. A binaey 
circuit vith indicating lamp arrangement is shown 
in Pig. 24. 
&11 ttor follower or grou.oded collector stage 
normallY work• betwen a hi&h iapedance source and a 
low impedanc• load and presents a high impedance 
input and a lov tapedance output. It is generallJ 
o.sed as a anitJ voltace - gain device, t411&loaou.s to 
the vacoua - tube cathode follower. It ditten 
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trom the cathode tollower in that it otters n.o 
1•olat1on of input and output and in that its input 
impedance is not so high and is stronglY 4epen4ent 
on 1\• 
1he circuit ot FJ.g. S5 (a) shows a &rdtter • 
follower. F.l.g. as (b) indicate the base 1npnt 1:8e 
model or the W tter tollowar. Pbr this o1J:tcu1 t 
= lbb• + ro ( ,.e + ~ ) 
-
•• a " :ct ........ (35) 
~'4 + re + 1\ 
When ~ --~ 0 
Ztn lbb ... ~'e ~ -1· o(. 
When 1\ ~ QO 
Zlfl ~ ~'c 
and when r4 >> Bt >> "• 
Zs.n • <1 •P> 1\ •• (36) 
lflu.ation (35) lndicate that input impedance 
varies tUno\17' vtth I\ • ~· tact, that input 
impedance varies 411'eotly with load in this nobal 
operating range indicates that there is no isolation 
1n the grounded collector stage. 
Since a single transistor, emitter - follower 
is 1nsltt1c1ent because of its not very high input 
impedance, composite connection tor tho emitter -
rollover is ottenly used wh1oh is also known as 
DAEJLJ:NG lQN CIRCUI l'. 
It two grounded collector (or em1 tter -
follower) stages are- caecaded as shown tn Fig. 26(eh 
vi tb the base ot the second as the load to the t1rat, 
then bproved catbode tollowr 't-fpe action is 
obtained. Since tb.e amu.ll base current of the 
Seco.Dd stage must be the altter clll'rent ot the 
1'1rst stage• this nor.mall:f means that the second 
stage must draw a tair].y large current to keep the 
tiret e.Uve. 
tbn~1der1ng the tvo stagee to have the same 
Tee parameters, we see that for some middle range 
ot load lapedaoee, the f.npa.t impedance to the second 
transistor 1a approxima.tely ( p + 1) Bx, , and bence 
the input impedance to the first transistor is 
appro.x.ima. tel,y 
Ztn = ,f • 1> < r. 1> ~ 
• ( j3+ 1)2 1\ •• (31) 
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Bence by coapos1te connection high lnput 
reaistance is obtained. It this input impedance is 
still less than another stage ot emitter follower 
ca.n be caacade4 tn su.ch a way that lease ot the 
next stage is the load to the pl"&Vious stage. B7 
this method inpu.t 1mpedanee of 250 megha.-obms order 
can be obtained. 
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1be l'esults are presented. in the table 2 
and 3 and plotod 1n graphs or t1g~res 26 and 28. 
flg. 26 1s a plot of output frequency versus 
input voltage tor the tree running multivibrator. 
In F.tg. Z7, porcenta.ge dev1at1oo. versus 1.npat 
voltage 1a plotted tor the tree rttnning multJ:v1bra.tor 
output. 1be errors are computed td th respect to 
a straight 11fle drawn passing through m&x1Jaum 
n.lllbel' or point• in the graph. nus graph or tic. m 
indicates that the linearity achieved is aarrto1entlf 
good. ~ parcont&ge deviation ot the frGquenoJ is 
with in .± 1~. 
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Gra.pb of fig. 28, shove tb.e plot ot n\1lll.b$r 
ot ootpu.t palses tra.nsmi tted. through tbe gate 
(k1D loglo) as counted by the scalar versus 1npat 
voltage. 1be graph is almost parte.ot linear. 'he 
Un•a.n t1 is best 1llwstrated bf the graph ot 
Mg. 29 which 1s again. a plot between percentage 
deviation ~ersus input voltage. ~ deviation 
bei.ng computed v1 tb respoot to a atra1ght line 
pasa1nc through maximum nwnb•r ot points in the grapb 
ot tig. as. 2b1s graph shove that Unearity ot 
the ou.tput 1s &lao .± 14 (n.earl.1). 
A vartnt1on of 10" at the supplJ voltage 
has been tound to rr.asult only in 1$ variation or 
output frequency at tb8 output or tree-running 
mult1v1b:rator. 1he variation 1n the ot1tpu.t trequeney 
du.e to variation is suppl}' voltage can be further 
minimize bf using Zener regulated suppl.1. 
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Following atep.s aboo.ld. be followed to 
while worldng v1 th this i.natrwnent. 
(l) SwStob 80N" the supply. 
(2) Insert the 1D.pu.t at the terminal~ marked tor 
•INPU!".-
(3) Press the "RESET" button to bring all the 
binaries in •o• state-.. 
(4) Pre#S the "READ" swi toh. 
F:l.nall)' add the .numbers ot the bulb& 
glowing. 1hEm tbill number will repres8.t'lt the input 
voltage. 
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Fbllowing suggestioDs are given tor turther 
1apl"Ovement or the in#trument to 1.1l&ke 1 t pertact 
tor precision laborator,y or research use. 
1. All tbe anpply voltages use4 may be well 
atabUaed.. 
SlUcon planer translators aar be WJed as 
they have better temperatur• stabiltty than the 
cer.manium transistors. 
It1 the c1rcu1 t ot tree running ault1v1brator 
the bases ot Qa and ~ transistors are gtvon 
the supply voltage trom a potential d.1v14er 
arrangement across a Zenef' 41o4e, to keep 
this voltage stable witb the ~ariation ot 
~.tl· the 1mpe4ance, 1n the base circuit or 
transistors Q3 attd ~' due to the potential 
d1T1der arrangement mast be as small as possible. 
Otherwise l1nea.nt;r of the output frequency ot 
the tree ~anning mult1v1brator woald be affected. 
4. :the instrument as such can l'e&.d onl.7 tf&GATIVE 
INPUt VOLXAGE. 2b make it to read both Aegative 
as well as positive voltage• another circUit tor 
ftee rwudng multt-Vi'bt'ator• with. n-p.-11 a.n4 
p.ll•P tra.o.a1ston interchanged must be 1ncorpo. 
rated 1n the instrument. 
&. ll indicate the polarity ot voltage under 
llOUttrement AU1t>MAnC.c\LLY, two pilot lamps 
eaoh at one collector ot each ot the tvo astable 
aUl t1 may be u.sod. 
6& 
6. 1b increase the input illpeda.oce ot the instrument, 
three or tour trana1ato.rs (each with h1gheat • j3 •) 
ill .Darlinlton circuit as 41scWiaed 1.n article 4-6 
oan be used between input tel'IIUnal and tbe tree .. 
l'an.n1t'18 mUl t1. 1he input 1mpedaa.ce up to hundreds 
ot m.egaobaa can be aohievtd. 
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